Abstract: Automotive semiconductors are frequently exposed to humidity-if penetrating, a high-ohmic film at the chip surface connects pins to various voltage levels, if they aren't pull up/down protected. Since latest integration combines different technologies/ voltage levels, such films trigger destructive malfunctions. A wafer-level test, high ohmically short-circuiting all existing pins to first maximum, then minimum voltage, should eliminate such design-induced reliability risks.
I. INTRODUCTION
In recent years we were faced with several field failure cases, most of them from automotive applications: The semiconductor devices were mounted within hybrides, which were coated by a transparent, soft silicone gel. All devices have been already in field operation under harsh environmental conditions, especially considering temperature and humidity. In some cases, the failures were clearly destructive; however, in several cases, the devices showed malfunctions but were not destroyed. If, in the latter cases, the silicone gel had been removed, the devices returned to their regular functionality. The devices affected were in most cases either mixed signal devices or power semiconductors; sometimes in combined techniques, too.
In other failure analysis cases, we have identified, that EEPROM memories had lost their (on wafer-level) pre-programmed data during wafer sawing. Further examinations have identified surface humidity in combination with electrostatic charging during the sawing and tool-internal post-cleaning step.
These failure analysis cases encouraged us to consider about a special electrical test, which should be added to the regular device functional tests on wafer level. Such test should simulate the introduction of surface humidity in order to test the device's electrical robustness against high-ohmic short-circuits as it could be generated by a surface humidity film.
II. FAILURE ANALYSIS RESULTS:
The main problem was that the silicone gel turned out to be a good humidity transportation medium. It collects humidity like a sponge, resulting in a humidity film at the interface chip-surface-to-silicone gel. Since our former experiments within the LESIT-project in 1994 [1] , where we investigated the influence of humidity on different bondwire-alloys on silicone-gel-coated power semiconductor devices, this effect is well-known to us. Fig. 1 shows the result of the combined attack of humidity and high current to an aluminum wirebond.
If, in addition, humidity films at the interface between device surface and silicone coating become ionic-contaminated, a high-ohmic conductive layer (in the Mega-to Giga-ohm-orderof-magnitude) is generated. Unfortunately, not all pads are connected-to outside (some are only used for engineering test purpose or for other-kind-of-use of the device), and some of them had no or insufficient pull-down or pull-up circuitry. In some cases, engineering test pads were more or less directly connected to FET gates and they were already known to be very critical to electrostatic charging in assembly or cleaning processes. Since such pads were not coated by the chip passivation, too, they were accessible to the humidity film. Depending from conductivity and pad geometry, a voltage divider between GND and Vdd (or maximum potential available on the whole hybride) is provided by such humidity film. In the less severe cases, a more or less reversible, sometimes time-dependent malfunction results from this situation (if the voltage potential at such pads is close to a related switching threshold). In severe cases, such "parasitic" resistive circuitry may lead to a complete destruction. In one of our cases, the semiconductor device included both low-power CMOS and high power bipolar circuitry. Both parts of the circuitry could be connected for engineering test purpose by such a test pad, which was neither protected against ESD nor had defined internal pull-down resistors. The high-ohmic potential provided by the humidity film turned out to be enough to connect high-and low-voltage part within the regular application in a manner, which should never be allowed -causing immediate destruction of the whole chip. In another, power-semiconductor-related case, the border ring of the high-voltage device had shown cracks within the specific border passivation of this chip. By this, the humidity film connected the high-potential active center area of the chip to local border ring spots (which finally caused a breakdown due to local electrical field strength overload in the border ring.) Fig. 2 shows such a surface distruction of a power semiconductor (gel has been removed) as it can be generated by surface ESD (ESDFOS) during assembly manufacturing [2] . 
III. PROBLEM GENERALIZATION:
To generalize our case studies, we can outline three trends:
-a general miniaturisation of the device structures, combined with space saving by reducing protective and/ or pull up/ down structures. Finally, this makes them more sensitive against unintended static potentials.
-The combination of low-and high-voltage circuitry (in sometimes even different techniques) within one semiconductor chip or as stacked devices; again, such close arrangements are especially sensitive against high-ohmic coupling by humid films. -The increased circuit complexity requires more often test pads for engineering/ F/A studies. If they are unprotected and still accessible in wafer level final test, later humidity-induced high-ohmic short-circuiting may become a severe reliability risk. Fig. 3 shows a typical example of a ceramic-based hybride, coated by silicone gel. Similar hybrides are for example used in air flow sensors in the automotive industry. 
IV. PROPOSAL FOR ELECTRICAL TESTING AND SCREENING ON WAFER LEVEL

Basic considerations
When passing through the silicone soft gel, air humidity will necessarily gain some ionic contamination if there is not already some from the beginning. The specific electric conductivity σ of water ranges varies over several orders of magnitudes, depending from the degree of ionic contamination. The bandwidth starts with ocean water (specific conductivity σ: 5 S/m), drinking water in the household is around 0.05 S/m and pure water is at 5x10exp-6 S/m. The specific area resistance R□ is given by R□= 1/ (σ . d), where d is the thickness of the humidity film. Assuming a water humidity film thickness of roughly 0.01μm and an ionic contamination reaching the household water order-of-magnitude, an area resistance R□ of 2000 Mohms/square would result. Assuming a regular device operational voltage between 1 and 10 volts for microelectronic semiconductor devices, the resulting current would be in the nA-order-of-magnitude. For power semiconductor devices with 1 2=Vdd
T
Reliability testing and screening considerations:
In this topic, we must distinguish at first between screening and reliability. An electrical screening on wafer level might be able to test the principle (resistance-dependent-) sensitivity of the device against potential leakage surface paths generated by humidity films but it cannot simulate the long-term resistance development of such parasitic path under the influence of current, temperature, degree and increase of ionic contamination etc. While the first aspect will indicate the device's robustness against such parasitic leakage, the reliability will be both significantly influenced by this robustness as well as by the time-and environmental condition-dependent in-or decrease of the resistance behaviour of such leakage path. Of course, a short-term screening procedure can only target on the determination of the device robustness, while the environmental influences-based, time-depending development of the surface resistance must remain out of scope (or been evaluated in specific long-term-reliability tests)
Proposal for the screening test:
A humidity film at the passivation surface of the device would more or less short-circuit (high-ohmic) all such parts of the device surface which have an open access to metal structures. In detail, this means the non-passivated pads including wire-bonds as well as other open-access conductive structures, like for example trimming fuses. In the case of hyprides, also open metal parts of the circuitry outside the chip must be considered when determining the electrical maximum and minimum potentials for the screening test. The basic idea behind this paper is to superimpose a high-ohmic short-circuit network to the regular functional test program, thus electrically simulating the existance of a slightly conductive surface humidity layer. Since the normal functional test should be done at first without such a superimposed resistance network, the difference of both tests will highlight the electrical sensitivity of the device under test (DUT) against parasitic short circuit paths.
Application for CMOS and mixed signal devices:
As a first step, such humidity film could be electrically replaced by a high-ohmic resistor network, which switches all non-used pads (high-ohmically) to at first GND potential and second to high potential (Vdd or highest potential available within the hybride/ module etc) and to observe changes in functionality. If such changes should occur, one gets a fast feedback, whether there might be a missing pull up/ down, latching or missing pad protection problem. In addition or alternatively, distributed superimposed patterns may be used in order to highlight specifically critical leakage paths. Such patterns could be for example: -Put (via high ohmic resistors) the voltages of neighboured pads to same/ to contrary/ to neighbour pad signal potentials. An example is shown in Fig. 4. -Move a "cloud of superimposed high-ohmic electric potentials" through the circuitry by defining maximal/ minimal voltages and calculating/ simulating the voltage gradient between two neighboured pads under different conductivity conditions of the assumed humidity film. Of course, also application-specific patterns can be developed, taking into account criticality/ sensitivity of circuit and application, worst-case-scenario-assumptions in mounting/ environment and relevant voltage differences applied to the circuitry. In addition, high-ohmic coupling of pulsed signals from neighboured pads could be included into the design of the superimposed test.
Stacked Devices/ Multi Chip Modules:
In the case of stacked devices, a comparable test, but performed at stacked module level, could give similar information like described in the chapter before. However, the non-accessible test pads and non-connected pads are not included in this kind of evaluation. If the test had been performed already on wafer level of the joint devices, usually no stacked-module test on the issue would be necessary any more -except, if the stacked setup is subject to higher electric potentials than the participating dices on wafer level testing. In such a case, however, it would be recommended (if known and possible) to superimpose such increased electric potentials already on wafer level testing of all participating device types.
Power semiconductors:
Power devices cannot be directly included into such screening recommendations, since no border structures are regularly available with an open metal access. The edge termination is usually designed carefully in order to smoothly distribute the voltage decay between chip border (0V) and active area (sometimes up to kV-range). In some cases, less attention is taken to the specific edge-termination passivation (compared to the field ring designs) and in such cases, a humidity-saturated soft silicone gel can bridge the active area to one of the outer edge termination rings, if such passivation is voidy, cracked or even only too thin. This problem can, of course, not be discovered by the proposed superimposition screening tests. If, however, the robustness against border ESDFOS failures in Fig. 4 : A normal functional test on wafer level (including test pads), superimposed by a network of high-ohmic resistors, simulating a humidity film, would point out potential circuitry design weakness ([nearly-] floating pads) and thus reduce reliability risks. The resistor center node is set at first to Vdd (as shown in the figure), then to Vss combination with later humidity filmes should be evaluated, useful PCM structures with border ring test pads would allow such screening, too. Since the failure mechanism has been proven in several cases, we mention it here for paying specific attention to sometimes "neglected" edge termination surface passivation quality. However, this specific aspect should be considered in simulations in case of new designs or design reviews.
Furthermore, we must consider that power semiconductors are frequently mounted into a hybride with neighboured low power devices. In such case, the maximum electric potentials of the power device may exceed the maximum low power device potentials by orders of magnitudes. This must be considered for the definition of the high-ohmic electric potentials to be superimposed in their specific screening tests.
V. OUTLOOK
The implementation of such proposed screening tests could perform valuable feedback to chip designers how to enhance the withstandability against the electrical consequences of humidity on the device surface. This would be beneficial for both manufacturers and clients: Manufacturers would be faced with less customer returns, while for the clients , system robustnessand thus the reliability, too, would increase.
VI. CONCLUSION
New chip-internal integration methods, especially in automotive applications, show often an increased sensitivity for superimposed high-ohmic potentials to accessible pads -not only those which are used in the application, but also for example test pads and other open metals with electric potentials. In the field application, such potential superimposition can be introduced by humidity-saturated plastics, especially soft silicone gels, which are used in manifold hybrides and power semiconductors. A screening test has been presented, which quickly allows to show up related potential design weakness or to screen affected product, such avoidingor at least reducing field reliability problems. This superimposition test, performed in sequence to standard functional tests on wafer level, can be designed in various manners, depending on the electric potentials used in the field application.
